Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Prefix tree adder with efficient sum generation

Prefix tree adder with efficient sum generation

US Patent 6539413 · Granted Mar 25, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power consumption optimization of wireless communication systems for content del2019
BTSC pilot signal lock2010
Integrated circuit BTSC encoder2009
Mechanism for using the allpass decomposition architecture for the cauer low pas2009
BTSC pilot signal lock2008
Mechanism for using clamping and offset techniques to adjust the spectral and wi2007
Adder with improved overflow flag generation2005
Fast computation of overflow flag in a bit manipulation unit2004
Boundary scan chain routing2003
Incorporation of split-adder logic within a carry-skip adder without additional 2003
Prefix tree adder with efficient carry generation2003
Multiple-operand addition with intermediate saturation2001