Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimally encoding a set of instruction codes for a digital processor having a plurality of instruction selectable resource types and an associated optimized set of instruction codes

Method for optimally encoding a set of instruction codes for a digital processor having a plurality of instruction selectable resource types and an associated optimized set of instruction codes

US Patent 6801995 · Granted Oct 5, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimum timing of write and read clock paths2010
Jumping to a recombine target address which is encoded in a ternary branch instr2005
Fast computation of overflow flag in a bit manipulation unit2004
Near-orthogonal dual-MAC instruction set architecture with minimal encoding bits2003
Near-orthogonal dual-MAC instruction set architecture with minimal encoding bits2003
Near-orthogonal dual-MAC instruction set architecture with minimal encoding bits2003
System and method for performing table look-ups using a multiple data fetch arch2002
Method and apparatus for single cycle processing of data associated with separat2002
Method and apparatus for single cycle processing of data associated with separat2002
Single-cycle accelerator for extremun state search2001
Accumulator read port arbitration logic2001
Address generator circuity for a circular buffer2000