Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimum timing of write and read clock paths

Optimum timing of write and read clock paths

US Patent 7818135 · Granted Oct 19, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-power multi-standard cryptography processing units with common flip-flop/reg2014
Low-power multi-standard cryptography processing units with common flip-flop/reg2014
Method for optimally encoding a set of instruction codes for a digital processor2004
Near-orthogonal dual-MAC instruction set architecture with minimal encoding bits2003
System and method for performing table look-ups using a multiple data fetch arch2002
Address generator circuity for a circular buffer2000
Non-aligned double word fetch buffer2000
Multi-bus multi-data transfer protocols controlled by a bus arbiter coupled to a2000
Core processor with customizable function unit2000
Modulo address generator for generating an updated address2000
Flexible single chip digital processor architecture1998
Efficient utilization of present state/next state registers1996