Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for time slicing deterministic patterns for reseeding in logic built-in self-test

System and method for time slicing deterministic patterns for reseeding in logic built-in self-test

US Patent 6807646 · Granted Oct 19, 2004

Estimated economic value: $9,183,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed test pattern generation and synchronization2025
Multi-cycle test generation and source-based simulation2025
Multi-cycle test generation and source-based simulation2025
Multiple clock and clock cycle selection for x-tolerant logic built in self test2024
Multiple clock and clock cycle selection for x-tolerant logic built in self test2024
Per-shift X-tolerant logic built-in self-test2022
Per-shift X-tolerant logic built-in self-test2022
Layout-aware test pattern generation and fault detection2022
Reducing X-masking effect for linear time compactors2021
Reducing X-masking effect for linear time compactors2021
Automatically generated schematics and visualization2020
Mapping physical shift failures to scan cells for detecting physical faults in i2020