Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System level in-situ integrated dielectric etch process particularly useful for copper dual damascene

System level in-situ integrated dielectric etch process particularly useful for copper dual damascene

US Patent 6793835 · Granted Sep 21, 2004

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor processing system2024
Plasma reactor for ultra-high aspect ratio etching and etching method thereof2021
Stacking and dispensing module2018
Method and apparatus for processing semiconductor work pieces2018
Gas distribution blocker apparatus2017
Method and system for wafer level singulation2016
Capacitive-coupled plasma processing apparatus and method for processing substra2016
Multi-station decoupled reactive ion etch chamber2015
Method for a banknote detector device, and a banknote detector device2015
Method and system for wafer level singulation2013
Multi-station decoupled reactive ion etch chamber2013
Multi-station plasma reactor with multiple plasma regions2012