Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arrangement and method of testing an integrated circuit

Arrangement and method of testing an integrated circuit

US Patent 6789219 · Granted Sep 7, 2004

Estimated economic value: $797,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Library cell modeling for transistor-level test pattern generation2023
Cell-aware fault model generation for delay faults2015
Cell-aware fault model generation for delay faults2015
Multi-targeting boolean satisfiability-based test pattern generation2014
Multi-targeting boolean satisfiability-based test pattern generation2014
High speed clock control2013
On-chip logic to log failures during production testing and enable debugging for2013
IC testing methods and apparatus2012
Testable integrated circuit and test data generation method2012
Deterministic logic built-in self-test stimuli generation2012
On-chip logic to support compressed X-masking for BIST2012
Circuit arrangement and method of testing an application circuit provided in sai2011