Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deterministic logic built-in self-test stimuli generation

Deterministic logic built-in self-test stimuli generation

US Patent 8112686 · Granted Feb 7, 2012

Estimated economic value: $12,894,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cell-aware fault model generation for delay faults2015
Multi-targeting boolean satisfiability-based test pattern generation2014
High speed clock control2013
High speed clock control2013
On-chip logic to log failures during production testing and enable debugging for2013
On-chip logic to log failures during production testing and enable debugging for2013
Testable integrated circuit and test data generation method2012
Testable integrated circuit and test data generation method2012
On-chip logic to support compressed X-masking for BIST2012
On-chip logic to support compressed X-masking for BIST2012
On-chip logic to support compressed X-masking for BIST2012
Circuit arrangement and method of testing an application circuit provided in sai2011