Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testable integrated circuit and test data generation method

Testable integrated circuit and test data generation method

US Patent 8250420 · Granted Aug 21, 2012

Estimated economic value: $12,982,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cell-aware fault model generation for delay faults2015
Cell-aware fault model generation for delay faults2015
Multi-targeting boolean satisfiability-based test pattern generation2014
High speed clock control2013
High speed clock control2013
On-chip logic to log failures during production testing and enable debugging for2013
On-chip logic to log failures during production testing and enable debugging for2013
On-chip logic to log failures during production testing and enable debugging for2013
Deterministic logic built-in self-test stimuli generation2012
Deterministic logic built-in self-test stimuli generation2012
On-chip logic to support compressed X-masking for BIST2012
On-chip logic to support compressed X-masking for BIST2012