Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cell-aware fault model generation for delay faults

Cell-aware fault model generation for delay faults

US Patent 8990760 · Granted Mar 24, 2015

Estimated economic value: $5,807,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Library cell modeling for transistor-level test pattern generation2023
Multi-targeting boolean satisfiability-based test pattern generation2014
Multi-targeting boolean satisfiability-based test pattern generation2014
High speed clock control2013
On-chip logic to log failures during production testing and enable debugging for2013
On-chip logic to log failures during production testing and enable debugging for2013
Testable integrated circuit and test data generation method2012
Testable integrated circuit and test data generation method2012
Deterministic logic built-in self-test stimuli generation2012
On-chip logic to support compressed X-masking for BIST2012
Circuit arrangement and method of testing an application circuit provided in sai2011
Method and system for selectively masking test responses2008