Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS process with an integrated, high performance, silicide agglomeration fuse

CMOS process with an integrated, high performance, silicide agglomeration fuse

US Patent 6756255 · Granted Jun 29, 2004

Estimated economic value: $3,195,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for selectively modeling narrow-width stacked device performance2014
Method and apparatus for simulating gate capacitance of a tucked transistor devi2014
Mask for forming integrated circuit2014
Test structure for determining gate-to-body tunneling current in a floating body2012
Method for robust statistical semiconductor device modeling2012
Method and test system for determining gate-to-body current in a floating body F2011
Metal gate stack and semiconductor gate stack for CMOS devices2011
Method for quality assured semiconductor device modeling2010
Method for forming offset spacers for semiconductor device arrangements2010
Method for forming integrated circuit2009
Method for semiconductor gate line dimension reduction2007
Method and arrangement for reducing source/drain resistance with epitaxial growt2007