Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for simulating gate capacitance of a tucked transistor device

Method and apparatus for simulating gate capacitance of a tucked transistor device

US Patent 8818785 · Granted Aug 26, 2014

Estimated economic value: $1,803,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reliability quality monitoring2018
Method for selectively modeling narrow-width stacked device performance2014
Dynamic random access memory (DRAM) cells and methods for fabricating the same2013
Silicon-on-insulator (“SOI”) transistor test structure for measuring body-effect2013
Test structure for determining gate-to-body tunneling current in a floating body2012
Body tie test structure for accurate body effect measurement2012
Method for robust statistical semiconductor device modeling2012
Method for robust statistical semiconductor device modeling2012
Two-step simulation methodology for aging simulations2012
Method and test system for determining gate-to-body current in a floating body F2011
Dynamic random access memory (DRAM) cells and methods for fabricating the same2011
Integrated circuit system with MOS device2011