Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for robust statistical semiconductor device modeling

Method for robust statistical semiconductor device modeling

US Patent 8275596 · Granted Sep 25, 2012

Estimated economic value: $4,174,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor element including a buried insulating layer having enhanced functiona2019
Modeling gate transconductance in a sub-circuit transistor model2015
Method for selectively modeling narrow-width stacked device performance2014
Method and apparatus for simulating gate capacitance of a tucked transistor devi2014
Method and apparatus for simulating gate capacitance of a tucked transistor devi2014
Sub-circuit models with corner instances for VLSI designs2014
Dynamic random access memory (DRAM) cells and methods for fabricating the same2013
Silicon-on-insulator (“SOI”) transistor test structure for measuring body-effect2013
Model library implementation and methodology for worst case performance modeling2013
Model library implementation and methodology for worst case performance modeling2013
Test structure for determining gate-to-body tunneling current in a floating body2012
Body tie test structure for accurate body effect measurement2012