Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and arrangement for reducing source/drain resistance with epitaxial growth

Method and arrangement for reducing source/drain resistance with epitaxial growth

US Patent 7183169 · Granted Feb 27, 2007

Estimated economic value: $9,460,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for precision oxidation control by ion implantation2025
Systems and methods for creating custom actions2024
Implant to form vertical FETs with self-aligned drain spacer and junction2023
Enhanced etch resistance for insulator layers implanted with low energy ions2022
Systems and methods for creating custom actions2022
Systems and methods for creating custom actions2021
Asymmetric gate spacer formation using multiple ion implants2021
Techniques for implementing batch processing in a database system2020
Techniques and structure for forming thin silicon-on-insulator materials2020
Etch rate modulation through ion implantation2019
Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs2019
Fully depleted silicon-on-insulator (FDSOI) transistor device and self-aligned a2019