Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for determining repeatable yield detractors of integrated circuits

Method and system for determining repeatable yield detractors of integrated circuits

US Patent 6751765 · Granted Jun 15, 2004

Estimated economic value: $11,083,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

User privacy for autonomous vehicles2024
Error injection for timing margin protection and frequency closure2022
Diagnostic enhancement for multiple instances of identical structures2022
Secure credit card with near field communications2022
Dynamic weight selection process for logic built-in self test2021
Empirical LBIST latch switching and state probability determination2021
Empirical LBIST latch switching and state probability determination2021
Logic built-in self test dynamic weight selection method2021
Iterative functional test exerciser reload and execution2021
Built-in device testing of integrated circuits2020
Non-destructive recirculation test support for integrated circuits2020
Methods and systems for performing test and calibration of integrated sensors2020