Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for skipping a latch in timing-sensitive dynamic circuits of a multi-clocked system with unspecific underlap requirement

Method for skipping a latch in timing-sensitive dynamic circuits of a multi-clocked system with unspecific underlap requirement

US Patent 6737888 · Granted May 18, 2004

Estimated economic value: $9,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan synchronous-write-through testing architectures for a memory device2025
Apparatus and method for masking power consumption of a processor2023
Scan synchronous-write-through testing architectures for a memory device2023
Pulse stretcher circuitry2023
Non-volatile memory on chip2022
Devices and methods for controlling write operations2022
CES-based latching circuits2022
Programmable voltage reference2022
Computer implemented system and method for generating a layout of a cell definin2022
Scan synchronous-write-through testing architectures for a memory device2022
Apparatus and method for masking power consumption of a processor2021
Method, system and device for integration of bitcells in a volatile memory array2021