Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, system and device for integration of bitcells in a volatile memory array and bitcells in a non-volatile memory array

Method, system and device for integration of bitcells in a volatile memory array and bitcells in a non-volatile memory array

US Patent 11004479 · Granted May 11, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory for artificial neural network accelerator2025
Buried metal techniques2025
Devices, systems, and methods for detecting and mitigating silent data corruptio2025
Optical waveguide connecting device2025
Optical waveguide connecting device2025
System, method and/or apparatus for controlling a power signal2025
Methods and circuits of spatial alignment2025
Interdigitated device stack2025
Inter-tier power delivery network (PDN) for dense gate-on-gate 3D logic integrat2024
Systems, devices, and/or processes for OMIC and/or behavioral content processing2024
Ramp write techniques2024
Integrated circuit device, system and method2024