Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of automated design and checking for ESD robustness

Method of automated design and checking for ESD robustness

US Patent 6725439 · Granted Apr 20, 2004

Estimated economic value: $6,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-drilling, anti-burr, threaded fastener2024
Structure and method of latchup robustness with placement of through wafer via w2021
Method for forming FinFET device structure2020
Implementing automated identification of optimal sense point and sector location2019
Structure and method of latchup robustness with placement of through wafer via w2019
FinFET device structure and method for forming same2018
Structure and method of latchup robustness with placement of through wafer via w2017
Evaluating on-chip voltage regulation2017
Evaluating on-chip voltage regulation2017
Structure and method of latchup robustness with placement of through wafer via w2016
Reverse performance binning2016
Structure and method of latchup robustness with placement of through wafer via w2016