Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for low power memory bit line precharge

Method and apparatus for low power memory bit line precharge

US Patent 6629194 · Granted Sep 30, 2003

Estimated economic value: $25,999,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Battery assembly stabilization mechanism2024
Low standby leakage implementation for static random access memory2024
Electrostatic chuck with reduced current leakage for hybrid laser scribing and p2023
Battery assembly stabilization mechanism2022
Low power content addressable memory2021
Stacked die packages2010
Method and apparatus to limit current-change induced voltage changes in a microc2010
Gate-clocked domino circuits with reduced leakage current2005
Word line transistor stacking for leakage control2005
Single stage pulsed domino circuit for driving cascaded skewed static logic circ2004
Single stage pulsed domino circuit for driving cascaded skewed static logic circ2004
Method and apparatus for improving the performance of a floating point multiplie2004