Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Word line transistor stacking for leakage control

Word line transistor stacking for leakage control

US Patent 6914848 · Granted Jul 5, 2005

Estimated economic value: $31,328,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Domino circuit with disable feature2009
Leakage control in integrated circuits2007
Gate-clocked domino circuits with reduced leakage current2005
Differential, low voltage swing reducer2004
Low power entry latch to interface static logic with dynamic logic2004
Low power precharge scheme for memory bit lines2003
Multi-entry register cell2003
Method and apparatus for low power memory bit line precharge2003
Reducing power consumption in a data storage device2002
Plurality of distinct multiplexers that operate as a single multiplexer1997
Multiplexer having a plurality of internal data paths that operate at different 1997
High speed reduced area multiplexer1997