Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed reduced area multiplexer

High speed reduced area multiplexer

US Patent 5598114 · Granted Jan 28, 1997

Estimated economic value: $194,082,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Domino circuit with disable feature2009
Leakage control in integrated circuits2007
Gate-clocked domino circuits with reduced leakage current2005
Word line transistor stacking for leakage control2005
Differential, low voltage swing reducer2004
Low power entry latch to interface static logic with dynamic logic2004
Plurality of distinct multiplexers that operate as a single multiplexer1997
Multiplexer having a plurality of internal data paths that operate at different 1997