Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with scan test structure

Integrated circuit with scan test structure

US Patent 6587981 · Granted Jul 1, 2003

Estimated economic value: $7,478,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for on-chip adjustment of chip characteristics2017
Method and apparatus for authenticating a semiconductor die2016
Method and apparatus for on-chip adjustment of chip characteristics2012
Adaptive test time reduction for wafer-level testing2011
Adaptive test time reduction for wafer-level testing2009
Technique for debugging an integrated circuit having a parallel scan-chain archi2005
Hierarchical creation of vectors for quiescent current (IDDQ) tests for system-o2004
Hierarchical creation of vectors for quiescent current (IDDQ) tests for system-o2004
Monitor circuitry and method for testing analog and/or mixed signal integrated c2004
Modular embedded test system for use in integrated circuits2001
Scan cell for weighted random pattern generation and method for its operation1994
Serial and parallel scan technique for improved testing of systolic arrays1992