Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical creation of vectors for quiescent current (IDDQ) tests for system-on-chip circuits

Hierarchical creation of vectors for quiescent current (IDDQ) tests for system-on-chip circuits

US Patent 6751768 · Granted Jun 15, 2004

Estimated economic value: $6,108,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low cost design for test architecture2021
Low cost design for test architecture2020
Low cost design for test architecture2019
Method and apparatus for on-chip adjustment of chip characteristics2017
Method and apparatus for authenticating a semiconductor die2016
Test solution for a random number generator2016
Computer memory test structure2014
Test solution for ring oscillators2014
Multi-site testing of computer memory devices and serial IO ports2014
Computer memory test structure2014
Testing of high-speed input-output devices2013
Multi-site testing of computer memory devices and serial IO ports2013