Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for debugging an integrated circuit having a parallel scan-chain architecture

Technique for debugging an integrated circuit having a parallel scan-chain architecture

US Patent 6941498 · Granted Sep 6, 2005

Estimated economic value: $9,382,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive test time reduction for wafer-level testing2011
Adaptive test time reduction for wafer-level testing2009
Batch editor for netlists described in a hardware description language2006
Scan multiplexing for increasing the effective scan data exchange rate2005
Hierarchical creation of vectors for quiescent current (IDDQ) tests for system-o2004
Monitor circuitry and method for testing analog and/or mixed signal integrated c2004
Integrated circuit with scan test structure2003
Integrated circuit with scan flip-flop2002
Modular embedded test system for use in integrated circuits2001
Scan cell for weighted random pattern generation and method for its operation1994
Local tristate control circuit1992