Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adaptive test time reduction for wafer-level testing

Adaptive test time reduction for wafer-level testing

US Patent 7626412 · Granted Dec 1, 2009

Estimated economic value: $9,589,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive test time reduction for wafer-level testing2011
Technique for debugging an integrated circuit having a parallel scan-chain archi2005
Hierarchical creation of vectors for quiescent current (IDDQ) tests for system-o2004
Monitor circuitry and method for testing analog and/or mixed signal integrated c2004
Integrated circuit with scan test structure2003
Modular embedded test system for use in integrated circuits2001
Scan cell for weighted random pattern generation and method for its operation1994