Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance chip packaging and method

High performance chip packaging and method

US Patent 6552266 · Granted Apr 22, 2003

Estimated economic value: $13,686,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated multi-chamber heat exchanger2021
Optically aligned hybrid semiconductor device and method2020
Integrated multi-chamber heat exchanger2019
Integrated multi-chamber heat exchanger2019
Low CTE interposer2019
Optically aligned hybrid semiconductor device and method2019
Low cost hybrid high density package2018
Low CTE interposer2017
Optically aligned hybrid semiconductor device and method2017
Molded glass lid for wafer level packaging of opto-electronic assemblies2017
Coupling light from a waveguide array to single mode fiber array2017
Low cost hybrid high density package2016