Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Raised S/D region for optimal silicidation to control floating body effects in SOI devices

Raised S/D region for optimal silicidation to control floating body effects in SOI devices

US Patent 6525378 · Granted Feb 25, 2003

Estimated economic value: $1,843,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer and meth2004
Leaky, thermally conductive insulator material (LTCIM) in semiconductor-on-insul2004
Asymmetric retrograde halo metal-oxide-semiconductor field-effect transistor (MO2003
Selective epitaxy to reduce gate/gate dielectric interface roughness2003
SOI device with body recombination region, and method2003
Removal of heat from SOI device2003
Silicon-on-insulator transistors with asymmetric source/drain junctions formed b2002
Method for measuring source and drain junction depth in silicon on insulator tec2002
Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe2002
Optimized single side pocket implant location for a field effect transistor2002
Dual silicide process to reduce gate resistance2002
Formation of structure to accurately measure source/drain resistance2001