Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › METHOD FOR REDUCING STRESS-INDUCED VOIDS FOR 0.25-&mgr;M AND SMALLER SEMICONDUCTOR CHIP TECHNOLOGY BY ANNEALING INTERCONNECT LINES AND USING LOW BIAS VOLTAGE AND LOW INTERLAYER DIELECTRIC DEPOSITION RATE AND SEMICONDUCTOR CHIP MADE THEREBY

METHOD FOR REDUCING STRESS-INDUCED VOIDS FOR 0.25-&mgr;M AND SMALLER SEMICONDUCTOR CHIP TECHNOLOGY BY ANNEALING INTERCONNECT LINES AND USING LOW BIAS VOLTAGE AND LOW INTERLAYER DIELECTRIC DEPOSITION RATE AND SEMICONDUCTOR CHIP MADE THEREBY

US Patent 6492258 · Granted Dec 10, 2002

Estimated economic value: $2,246,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low loss optical interposer2025
Correlated electron material (CEM) devices with contact region sidewall insulati2021
Formation of correlated electron material (CEM) devices with restored sidewall r2020
Method for fabrication of a CEM device2020
Fabrication of correlated electron material (CEM) devices2020
Method for fabrication of a CEM device2020
Wafer-based electronic component packaging2019
Method of forming controllably conductive oxide2018
Techniques for adhesive control between a substrate and a die2018
Light sensor with vertical diode junctions2018
Fan-out and heterogeneous packaging of electronic components2017
Atomic layer deposition of HfAlC as a metal gate workfunction material in MOS de2017