Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced masking step CMOS transistor formation using removable amorphous silicon sidewall spacers

Reduced masking step CMOS transistor formation using removable amorphous silicon sidewall spacers

US Patent 6479350 · Granted Nov 12, 2002

Estimated economic value: $1,765,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Case2025
Determination of clock path delays and implementation of a circuit design2019
Method and system for automated generation of masks for spacer formation from a 2016
Methods and systems for designing and manufacturing optical lithography masks2015
Methods for optical proximity correction in the design and fabrication of integr2015
Method of forming an electronic device including forming features within a mask 2011
Characterizing circuit performance by separating device and interconnect impact 2010
System and method for integrated circuit device design and manufacture using opt2010
System and method for designing an integrated circuit device2009
Characterizing circuit performance by separating device and interconnect impact 2009
Method for increasing manufacturability of a circuit layout2009
Two mask photoresist exposure pattern for dense and isolated regions2008