Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor package including stacked semiconductor dies and bond wires

Semiconductor package including stacked semiconductor dies and bond wires

US Patent 6472758 · Granted Oct 29, 2002

Estimated economic value: $8,024,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modular mainframe layout for supporting multiple semiconductor process modules o2025
Method for collective dishing of singulated dies2025
Package core assembly and fabrication methods2025
Reconstituted substrate structure and fabrication methods for heterogeneous pack2025
Package core assembly and fabrication methods2024
Modular mainframe layout for supporting multiple semiconductor process modules o2024
Modular mainframe layout for supporting multiple semiconductor process modules o2024
Package structure and fabrication methods2024
Package core assembly and fabrication methods2024
Package core assembly and fabrication methods2024
Tapeless carrier for mechanically fixing tube-shaped objects2023
Reconstituted substrate structure and fabrication methods for heterogeneous pack2023