Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-reducing process for deposition of polysilicon gate electrode over high-K gate dielectric material

Non-reducing process for deposition of polysilicon gate electrode over high-K gate dielectric material

US Patent 6451641 · Granted Sep 17, 2002

Estimated economic value: $1,456,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Aircraft docking guidance system using 3D laser scanner and control method for t2025
Varied silicon richness silicon nitride formation2021
Varied silicon richness silicon nitride formation2020
Dual storage node memory2016
Field effect transistor having germanium nanorod and method of manufacturing the2016
Varied silicon richness silicon nitride formation2015
Memory cell system with multiple nitride layers2014
Memory cell system using silicon-rich nitride2014
Flash memory devices and methods for fabricating same2014
Memory devices containing a high-K dielectric layer2014
Methods for fabricating memory cells having fin structures with smooth sidewalls2013
Dual storage node memory2013