Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scratchpad RAM memory accessible in parallel to a primary cache

Scratchpad RAM memory accessible in parallel to a primary cache

US Patent 6430655 · Granted Aug 6, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault detecting and fault tolerant multi-threaded processors2020
Coherent instruction cache utilizing cache-op execution resources2013
Apparatus and method for condensing trace information in a multi-processor syste2012
Multithreading microprocessor with optimized thread scheduler for increasing pip2012
Support for multiple coherence domains2012
Three-tiered translation lookaside buffer hierarchy in a multithreading micropro2011
Microprocessor instruction using address index values to enable access of a virt2011
Instruction/skid buffers in a multithreading microprocessor that store dispatche2010
Avoiding livelock using intervention messages in multiple core processors2010
Leaky-bucket thread scheduler in a multithreading microprocessor2010
Avoiding livelock using a cache manager in multiple core processors2010
Mapping system and method for instruction set processing2010