Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Avoiding livelock using a cache manager in multiple core processors

Avoiding livelock using a cache manager in multiple core processors

US Patent 7739455 · Granted Jun 15, 2010

Estimated economic value: $1,129,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault detecting and fault tolerant multi-threaded processors2020
Preferred path network scheduling in multi-modem setup2020
Multi-modem scheduler for multimedia streams2020
IP level multipath protocol2020
Distributed leaky bucket based multi-modem scheduler for multimedia streams2019
Horizontally-shared cache victims in multiple core processors2014
Coherent instruction cache utilizing cache-op execution resources2013
Apparatus and method for condensing trace information in a multi-processor syste2012
Multithreading microprocessor with optimized thread scheduler for increasing pip2012
Multithreading microprocessor with optimized thread scheduler for increasing pip2012
Support for multiple coherence domains2012
Method and apparatus for global ordering to insure latency independent coherence2011