Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction/skid buffers in a multithreading microprocessor that store dispatched instructions to avoid re-fetching flushed instructions

Instruction/skid buffers in a multithreading microprocessor that store dispatched instructions to avoid re-fetching flushed instructions

US Patent 7853777 · Granted Dec 14, 2010

Estimated economic value: $9,487,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault detecting and fault tolerant multi-threaded processors2020
Preferred path network scheduling in multi-modem setup2020
Multi-modem scheduler for multimedia streams2020
IP level multipath protocol2020
Distributed leaky bucket based multi-modem scheduler for multimedia streams2019
Horizontally-shared cache victims in multiple core processors2014
Coherent instruction cache utilizing cache-op execution resources2013
Coherent instruction cache utilizing cache-op execution resources2013
Apparatus and method for controlling the exclusivity mode of a level-two cache2012
Apparatus and method for condensing trace information in a multi-processor syste2012
Method and apparatus for clearing hazards using jump instructions2012
Multithreading microprocessor with optimized thread scheduler for increasing pip2012