Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture for high speed memory circuit having a relatively large number of internal data lines

Architecture for high speed memory circuit having a relatively large number of internal data lines

US Patent 6339541 · Granted Jan 15, 2002

Estimated economic value: $1,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibration circuit for on-chip drive and on-die termination2018
Calibration circuit for on-chip drive and on-die termination2017
Dual bit line precharge architecture and method for low power dynamic random acc2012
Configurable architecture hybrid analog/digital delay locked loop (DLL) and tech2011
Short-circuit charge-sharing technique for integrated circuit devices2010
Switched capacitor charge sharing technique for integrated circuit devices enabl2009
Optimized charge sharing for data bus skew applications2009
Circuit and technique for adjusting and accurately controlling clock duty cycles2009
Static random access memory (SRAM) compatible, high availability memory array an2009
Use of multiple voltage controlled delay lines for precise alignment and duty cy2009
Data bus charge-sharing technique for integrated circuit devices2008
Power-gating system and method for integrated circuit devices2008