Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual bit line precharge architecture and method for low power dynamic random access memory (DRAM) integrated circuit devices and devices incorporating embedded DRAM

Dual bit line precharge architecture and method for low power dynamic random access memory (DRAM) integrated circuit devices and devices incorporating embedded DRAM

US Patent 8339882 · Granted Dec 25, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibration circuit for on-chip drive and on-die termination2018
Calibration circuit for on-chip drive and on-die termination2017
System and method for testing fuse blow reliability for integrated circuits2017
DRAM security erase2017
DRAM security erase2016
Non-volatile memory devices having vertical drain to gate capacitive coupling2016
Power boosting circuit for semiconductor packaging2015
DRAM security erase2015
Embedded passive integration2015
Common doped region with separate gate control for a logic compatible non-volati2014
System and method for testing fuse blow reliability for integrated circuits2014
DRAM security erase2014