Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

FPGA device and method that includes a variable grain function architecture for implementing configuration logic blocks and a complimentary variable length interconnect architecture for providing configurable routing between configuration logic blocks

US Patent 6216257 · Granted Apr 10, 2001

Assignee

Inventors

View full patent text on Google Patents →