Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-speed bus time stamp methods and circuitry

Low-speed bus time stamp methods and circuitry

US Patent 10466738 · Granted Nov 5, 2019

Estimated economic value: $33,250,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual power supplied memory cells and deterministic reset thereof for programmabl2025
Selectively powered embedded memory systems and methods2025
Adaptive power-on-reset generator systems and methods for programmable logic dev2024
Low-speed bus triggering methods and circuitry2021
Acoustic gesture recognition systems and methods2020
Clock recovery and data recovery for programmable logic devices2019
Clock recovery and data recovery for programmable logic devices2018
FPGA integrated circuit having embedded sram memory blocks with registered addre2007
FPGA with register-intensive architecture2006
Hierarchical general interconnect architecture for high density FPGA'S2006
Field programmable gate array having embedded memory with configurable depth and2005
Input buffer with CMOS driver gate current control enabling selectable PCL, GTL,2005