Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FPGA with register-intensive architecture

FPGA with register-intensive architecture

US Patent 7028281 · Granted Apr 11, 2006

Estimated economic value: $3,426,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual power supplied memory cells and deterministic reset thereof for programmabl2025
Selectively powered embedded memory systems and methods2025
Adaptive power-on-reset generator systems and methods for programmable logic dev2024
Low-speed bus triggering methods and circuitry2021
Acoustic gesture recognition systems and methods2020
Low-speed bus time stamp methods and circuitry2019
Clock recovery and data recovery for programmable logic devices2019
Clock recovery and data recovery for programmable logic devices2018
Efficiently transmitting bulk data over a mobile network2017
Clock distribution chip2012
Clock distribution chip2012
Flexible memory architectures for programmable logic devices2011