Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of patterning a layer for a gate electrode of a MOS transistor

Method of patterning a layer for a gate electrode of a MOS transistor

US Patent 6191016 · Granted Feb 20, 2001

Estimated economic value: $103,043,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-planar gate all-around device and method of fabrication thereof2024
Gallium nitride (GAN) three-dimensional integrated circuit technology2024
Method for fabricating transistor with thinned channel2024
Metallization structures for stacked device connectivity and their methods of fa2024
Group III-N transistors for system on chip (SOC) architecture integrating power 2022
Metallization structures for stacked device connectivity and their methods of fa2022
Gallium nitride (GaN) transistor structures on a substrate2021
III-N epitaxial device structures on free standing silicon mesas2021
Method for fabricating transistor with thinned channel2021
Wurtzite heteroepitaxial structures with inclined sidewall facets for defect pro2021
Resistive memory cells and precursors thereof, methods of making the same, and d2021
Group III-N MEMS structures on a group IV substrate2020