Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Formation of controlled trench top isolation layers for vertical transistors

Formation of controlled trench top isolation layers for vertical transistors

US Patent 6184091 · Granted Feb 6, 2001

Estimated economic value: $2,120,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

L-type wordline connection structure for three-dimensional memory2025
Three dimensional memory device and method of fabrication2025
NAND cell structure with charge trap cut2025
Structure and fabrication method of high voltage MOSFET with a vertical drift re2025
Selection gate separation for 3D NAND2024
Three-dimensional dynamic random access memory (DRAM) and methods of forming the2023
3-D DRAM structure with vertical bit-line2023
Method to scale dram with self aligned bit line process2023
3D DRAM structure with high mobility channel2023
Method of testing a gap fill for DRAM2023
Reducing gate induced drain leakage in DRAM wordline2023
Methods and apparatus for three dimensional NAND structure fabrication2023