Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to scale dram with self aligned bit line process

Method to scale dram with self aligned bit line process

US Patent 11765889 · Granted Sep 19, 2023

Estimated economic value: $44,467,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

L-type wordline connection structure for three-dimensional memory2025
Growth of thin oxide layer with silicon nitride and conversion2025
Three dimensional memory device and method of fabrication2025
Three-dimensional dynamic random-access memory (3D DRAM) gate all-around (GAA) d2025
NAND cell structure with charge trap cut2025
Structure and fabrication method of high voltage MOSFET with a vertical drift re2025
Ru liner above a barrier layer2025
System and methods for dram contact formation2025
Methods and apparatus for hierarchical bitline for three-dimensional dynamic ran2025
Selection gate separation for 3D NAND2024
Selection gate separation for 3D NAND2024
Selection gate separation for 3D NAND2024