Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional dynamic random-access memory (3D DRAM) gate all-around (GAA) design using stacked Si/SiGe

Three-dimensional dynamic random-access memory (3D DRAM) gate all-around (GAA) design using stacked Si/SiGe

US Patent 12464702 · Granted Nov 4, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

L-type wordline connection structure for three-dimensional memory2025
Growth of thin oxide layer with silicon nitride and conversion2025
Three dimensional memory device and method of fabrication2025
Stress and overlay management for semiconductor processing2025
System and methods for dram contact formation2025
Localized stress modulation by implant to back of wafer2025
Methods and apparatus for hierarchical bitline for three-dimensional dynamic ran2025
Selection gate separation for 3D NAND2024
Techniques for void-free material depositions2024
Methods of forming material within openings extending into a semiconductor const2024
CMOS over array of 3-D DRAM device2024
Replacement channel process for three-dimensional dynamic random access memory2024