Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-chip ESD protection in dual voltage CMOS

On-chip ESD protection in dual voltage CMOS

US Patent 6137144 · Granted Oct 24, 2000

Estimated economic value: $69,122,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for creating a wettable surface for improved reliability in QFN packages2025
Method for creating a wettable surface for improved reliability in QFN packages2023
Wireless device with waveguiding structures between radiating structures and wav2023
Packaged electronic device with integral antenna2023
Semiconductor device for sensing impedance changes in a medium2023
Variable implant and wafer-level feed-forward for dopant dose optimization2022
Packaged semiconductor device with a reflow wall2022
Substrate design for efficient coupling between a package and a dielectric waveg2021
Packaged semiconductor device with a particle roughened surface2021
Wafer level derived flip chip package2021
Method for creating a wettable surface for improved reliability in QFN packages2021
Antenna in package device having substrate stack2021