Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for preemptive cache write-back

Method and apparatus for preemptive cache write-back

US Patent 6134634 · Granted Oct 17, 2000

Estimated economic value: $71,954,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

MIDI controller circuit for drawbar-type organ interfaces2015
Performing large scale structured search allowing partial schema changes without2012
Microprocessor circuits, systems, and methods with combined on-chip pixel and no2002
Selectively powering X Y organized memory banks2002
Method and system of providing dynamic optimization information in a code interp2002
Instruction set architecture with versatile adder carry control2002
Microprocessor circuits, systems, and methods for conditioning information prefe2002
Data processor having memory access unit with predetermined number of instructio2002
Dual-mode VLIW architecture providing a software-controlled varying mix of instr2001
Microprocessor circuits, systems, and methods implementing a load target buffer 2001
Microprocessor system with block move circuit disposed between cache circuits2001
Efficient hardware implementation of chien search polynomial reduction in reed-s2001