Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction set architecture with versatile adder carry control

Instruction set architecture with versatile adder carry control

US Patent 6408320 · Granted Jun 18, 2002

Estimated economic value: $27,141,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microprocessor circuits, systems, and methods with combined on-chip pixel and no2002
Selectively powering X Y organized memory banks2002
Method and system of providing dynamic optimization information in a code interp2002
Microprocessor circuits, systems, and methods for conditioning information prefe2002
Data processor having memory access unit with predetermined number of instructio2002
Dual-mode VLIW architecture providing a software-controlled varying mix of instr2001
Microprocessor circuits, systems, and methods implementing a load target buffer 2001
Microprocessor system with block move circuit disposed between cache circuits2001
Efficient hardware implementation of chien search polynomial reduction in reed-s2001
Prefetch circuity for prefetching variable size data2001
Microprocessor circuits and systems with life spanned storage circuit for storin2001
Class categorized storage circuit for storing non-cacheable data until receipt o2001