Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient hardware implementation of chien search polynomial reduction in reed-solomon decoding

Efficient hardware implementation of chien search polynomial reduction in reed-solomon decoding

US Patent 6209114 · Granted Mar 27, 2001

Estimated economic value: $58,055,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Kasumi cipher executable instructions and circuitry2014
Method and system for decoding low density parity check codes2013
Local memories with permutation functionality for digital signal processors2012
Viterbi traceback initial state index initialization for partial cascade process2009
Viterbi pretraceback for partial cascade processing2009
Using quadrant shifting to facilitate binary arithmetic with two's complement op2006
Cascade map decoder and method2006
Turbo decoder prolog reduction2006
Concurrent memory control for turbo decoders2006
MAP decoding with parallelized sliding window processing2005
Turbo decoder stopping criterion improvement2005
Turbo decoder extrinsic normalization2004