Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism

Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism

US Patent 6317820 · Granted Nov 13, 2001

Estimated economic value: $54,877,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with control node circuitry and processing circuitry2017
Method for selective solicitation of user assistance in the performance tuning p2007
Method of generating profile-optimized code2005
User interface for making compiler tradeoffs2004
Microprocessor circuits, systems, and methods with combined on-chip pixel and no2002
Selectively powering X Y organized memory banks2002
Method and system of providing dynamic optimization information in a code interp2002
Instruction set architecture with versatile adder carry control2002
Microprocessor circuits, systems, and methods for conditioning information prefe2002
Compression of information from one detector as a function of information from a2002
Data processor having memory access unit with predetermined number of instructio2002
Power reduction for processors by software control of functional units2001