Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for generating bus clock signals with a 1/N characteristic in a 2/N mode clocking scheme

Apparatus for generating bus clock signals with a 1/N characteristic in a 2/N mode clocking scheme

US Patent 6114887 · Granted Sep 5, 2000

Estimated economic value: $299,695,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Utilization based installation on a computing system2010
Method and apparatus for performing deferred transactions2004
Snoop blocking for cache coherency2003
Snoop blocking for cache coherency2003
Snoop blocking for cache coherency2002
Core clock correction in a 2/n mode clocking scheme2001
Core clock correction in a 2/n mode clocking scheme2001
Prefetch queue responsive to read request sequences2001
Core clock correction in a 2/N mode clocking scheme2001
Core clock correction in a 2/N mode clocking scheme2001
Read line buffer and signaling protocol for processor2001
Method and apparatus for generating 2/N mode bus clock signals2000