Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for generating 2/N mode bus clock signals

Method and apparatus for generating 2/N mode bus clock signals

US Patent 6104219 · Granted Aug 15, 2000

Estimated economic value: $313,766,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delayed write-back in memory2020
Delayed write-back in memory2019
Method and apparatus for generating enhanced 3D-effects for real-time and offlin2019
Delayed write-back in memory2018
Method and apparatus for converting 2D-images and videos to 3D for consumer, com2018
Apparatus for power consumption reduction2009
PLL with controlled VCO bias2008
Frequency management apparatus, systems, and methods2007
Method and apparatus for detecting on-die voltage variations2006
Circuit to manage and lower clock inaccuracies of integrated circuits2006
Method for power consumption reduction2006
Adaptive frequency clock generation system2006