Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Snoop blocking for cache coherency

Snoop blocking for cache coherency

US Patent 6578116 · Granted Jun 10, 2003

Estimated economic value: $73,878,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tracking repeated reads to guide dynamic selection of cache coherence protocols 2022
Maintaining domain coherence states including domain state no-owned (DSN) in pro2022
Providing dynamic selection of cache coherence protocols in processor-based devi2021
Enabling atomic memory accesses across coherence granule boundaries in processor2021
Low overhead hierarchical connectivity of cache coherent agents to a coherent fa2018
Communicating via an in-die interconnect2012
Transaction manager and cache for processing agent2012
Transaction manager and cache for processing agent2009
Prioritized bus request scheduling mechanism for processing devices2009
Dynamic priority external transaction system2006
Prioritized bus request scheduling mechanism for processing devices2006
Prioritized bus request scheduling mechanism for processing devices2004